Application-Specific Instruction Sets Processor with Implicit Registers to Improve Register Bandwidth
نویسندگان
چکیده
Application-Specific Instruction (ASI ) set Processors (ASIP) have become an important design choice for embedded systems due to runtime flexibility, which cannot be provided by custom ASIC solutions. One major bottleneck in maximizing ASIP performance is the limitation on the data bandwidth between the General Purpose Register File (GPRF) and ASIs. This paper presents the Implicit Registers (IRs) to provide the desirable data bandwidth. An ASI Input/Output model is proposed to formulate the overheads of the additional data transfer between the GPRF and IRs, therefore, an IRs allocation algorithm is used to achieve the better performance by minimizing the number of extra data transfer instructions. The experiment results show an up to 3.33x speedup compared to the results without using IRs. Keywords—Application-Specific Instruction-set Processors, data bandwidth, configurable processor, implicit register.
منابع مشابه
Register Spilling for Specific Application Domains in Application Specific Instruction-set Processors
An Application Specific Instruction set Processor (ASIP) is an important component in designing embedded systems. One of the problems in designing an instruction set for such processors is determining the number of registers is needed in the processor that will optimize the computational time and the cost. The performance of a processor may fall short due to register spilling, which is caused b...
متن کاملOptimization for the Intel
The Intel R © Itanium R © architecture contains a number of innovative compiler-controllable features designed to exploit instruction level parallelism. New code generation and optimization techniques are critical to the application of these features to improve processor performance. For instance, the Itanium R © architecture provides a compilercontrollable virtual register stack to reduce the ...
متن کاملOn instruction sets for Boolean registers in program algebra
In program algebra, different instruction sets for Boolean registers are conceivable. In previous work on instruction sequence size complexity, we chose instruction sets for Boolean registers that contain only a few of the possible instructions. In the current paper, we study instruction sequence size bounded functional completeness of instruction sets for Boolean registers. This work is among ...
متن کاملCodeSyn: A Retargetable Code Synthesis System
This paper describes CodeSyn, a retargetable microcode synthesis system for applicationspecific instruction-set processors (ASIP). With respect to commercial or publicly available compilers, the main strengths of the CodeSyn system are in three main areas: ● Flexible and powerful instruction-set specification style which supports quick retargeting to new processors. . A pattern matching algorit...
متن کاملUse of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures
In the design of embedded systems, hardware and software need to be co-explored together to meet targets of performance and energy. With the use of application-specific instruction-set processors, as a stand-alone solution or as a part of a system on chip, the customization of processors for a particular application is a known method to reduce energy requirements and provide performance. In par...
متن کامل